

Approval Sheet

Customer	
Product Number	M0UB-56PA1CA2-J
Module speed	PC-100
Pin	168 Pin
CAS Latency	CL-2
SDRAM Operating Temp.	0 °C ~ 70 °C
Date	21st October 2013

Approval by Customer

P/N:

Signature:

Date:

Sales: _____

Sr. Technical Manager: John Hsieh

Rev 1.0

1. Features

Key Parameter

Industry Nomenclature	Speed Grade	Data Rate MT/s			tRCD (ns)	tRP (ns)	tRC (ns)
		CL=2	CL=2.5	CL=3			
PC-100	A	100	-	100	20	20	70

- Single Pulsed RAS- interface
- Fully Synchronous to positive CLK edge
- 4 banks controlled by BA0 & BA1
- Multiple Burst Read with single write option
- Automatic and controlled precharge command
- Auto refresh (CBR) and Self-Refresh
- JEDEC Standard 168-pin Memory Module
- Intend for 100 MHz applications
- Inputs and Outputs are LVTTTL compatible
- VDD=VDDQ= 3.3 Volt ± 0.3
- Serial Presence Detect with EEPROM
- SDRAM Operation Temperature (*Note 1*)
 - $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$
- Programmable Device Operation:
 - Burst Type: Sequential or Interleave
 - Device CAS# Latency: 2
 - Burst Length: 1, 2, 4 or 8
- RoHS Compliant (*Section 13*)

Note: 1. The refresh rate is required to double when T_A Exceeds 70°C.

2. SDRAM Environmental Requirements

iDIMM are intended for use in standard office environments that have limited capacity for heating and air conditioning.

Symbol	Parameter	Rating	Units	Notes
ToPR	Operating Temperature (ambient)	0 to +70	°C	1
Tstg	Storage Temperature	-50 to +100	°C	

1. The refresh rate is required to double when Tc exceeds 85°C.

3. Ordering Information

SDR UDIMM						
Part Number	Density	Speed	Organization	Number of DRAM	Number of rank	ECC
M0UB-56PA1CA2-J	256MB	PC-100	16Mx16	4	2	N

4. Pin Configurations (Front side/Back side)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	GND	85	GND	29	DM1	113	DM5	57	D18	141	D50
2	D0	86	D32	30	CS0-	114	CS1-	58	D19	142	D51
3	D1	87	D33	31	DU	115	RAS-	59	VCC	143	VCC
4	D2	88	D34	32	GND	116	GND	60	D20	144	D52
5	D3	89	D35	33	A0	117	A1	61	NC	145	NC
6	VCC	90	VCC	34	A2	118	A3	62	VREF (3)	146	VREF (3)
7	D4	91	D36	35	A4	119	A5	63	CKE1	147	NC
8	D5	92	D37	36	A6	120	A7	64	GND	148	GND
9	D6	93	D38	37	A8	121	A9	65	D21	149	D53
10	D7	94	D39	38	A10	122	BA0	66	D22	150	D54
11	D8	95	D40	39	BA1	123	A11	67	D23	151	D55
12	GND	96	GND	40	VCC	124	VCC	68	GND	152	GND
13	D9	97	D41	41	VCC	125	CK1	69	D24	153	D56
14	D10	98	D42	42	CK0	126	A12	70	D25	154	D57
15	D11	99	D43	43	GND	127	GND	71	D26	155	D58
16	D12	100	D44	44	DU	128	CKE0	72	D27	156	D59
17	D13	101	D45	45	CS2-	129	CS3-	73	VCC	157	VCC
18	VCC	102	VCC	46	DM2	130	DM6	74	D28	158	D60
19	D14	103	D46	47	DM3	131	DM7	75	D29	159	D61
20	D15	104	D47	48	DU	132	A13	76	D30	160	D62
21	CB0 (2)	105	CB4 (2)	49	VCC	133	VCC	77	D31	161	D63
22	CB1 (2)	106	CB5 (2)	50	NC	134	NC	78	GND	162	GND
23	GND	107	GND	51	NC	135	NC	79	CK2	163	CK3
24	NC	108	NC	52	CB2 (2)	136	CB6 (2)	80	NC	164	NC
25	NC	109	NC	53	CB3 (2)	137	CB7 (2)	81	NC	165	SA0
26	VCC	110	VCC	54	GND	138	GND	82	SDA	166	SA1
27	WE-	111	CAS-	55	D16	139	D48	83	SCL	167	SA2
28	DM0	112	DM14	56	D17	140	D49	84	VCC	168	VCC

(1) NC = No Connect, DU = Reserved for Future Use.

(2) CB0~CB7 is for x72 Unbuffered DIMM/wECC.

(3) VREF is power supply for reference.

5. Architecture

Pin Definition

Pin Name	Description	Pin Name	Description
A0 - A12	SDRAM address bus	CKE0 – CKE1	SDRAM clock enable lines
SA0 - SA1	SDRAM Bank Address Inputs	SCL	Serial Presence Detect Clock Input
RAS-	SDRAM row address strobe	SDA	Serial Presence Detect Data input/output
CAS-	SDRAM column address strobe	DQM0 – DQM7	SDRAM data masks
WE-	SDRAM write enable	V _{DD}	Power Supply
CS0- - CS1-	Chip select input	GND	Ground
CLK0 – CLK1	SDRAM Clock input.	DU	Spare Pin
D0 – D63	DIMM memory data bus	NC	No connection

6. Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
T _{STG}	Storage Temperature	-55 to 125	°C
V _{INPUT}	Voltage input pins relative to Vss	-1.0 to +4.6	V
V _{DD}	Voltage on VDD supply relative to Vss	-1.0 to +4.6	V
V _{DDQ}	Voltage on VDDQ supply relative to Vss	-1.0 to +4.6	V

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

7. DC Operating Conditions

- DC Electrical Operating Conditions

($T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{SS} = 0\text{V}$)

Symbol	Parameter	Min	Typ.	Max	Units	Notes
VDD	Supply Voltage	3.0	3.3	3.6	V	1
VDDQ	Supply Voltage	3.0	3.3	3.6	V	1
V _{IH} (DC)	Input High (Logic1) Voltage	2.0	-	V _{CC} + 0.3	V	1,2
V _{IL} (DC)	Input Low (Logic0) Voltage	-0.5	-	0.8	V	1,3

Note:

- All voltages referenced to V_{SS} and V_{SSQ}
- V_{IH} (max) = VDD + 1.2V for pulse width ≤ 5ns.
- V_{IL} (min) = VSS + -1.2V for pulse width ≤ 5ns.

- DC Electrical Characteristics

($T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{SS} = 0\text{V}$)

Symbol	Parameter	Min	Max	Units
I _{I(L)}	Input Leakage Current, any input ($0.0\text{V} \leq V_{IN} \leq V_{DD}$), All Other Pins Not Under Test = 0V	-5	+5	μA
I _{O(L)}	Output Leakage Current (DOUT is disabled, $0.0\text{V} \leq V_{OUT} \leq V_{DDQ}$)	-5	+5	μA
V _{OH}	Output Level (LVTTTL) Output "H" Level Voltage (I _{OUT} = -2.0mA)	2.4	-	V
V _{OL}	Output Level (LVTTTL) Output "L" Level Voltage (I _{OUT} = +2.0mA)	-	0.4	V

8. SDRAM Capacitance

($T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DD} = 3.3 \pm 0.3\text{V}$)

Symbol	Parameter	Max	Units
C _{I1}	Input Capacitance (A0 to A11, /RAS,/CAS, /WE)	5	pF
C _{I2}	Input Capacitance (/CS0, /CSI)	5	pF
C _{CLK}	Input Capacitance (CLK0-CLK1)	6.5	pF
C _{IO}	Input/Output Capacitance	4	pF

9. Operating, Standby, and Refresh Currents

- 256MB UDIMM (2 Ranks, 16Mx16 SDR SDRAMs $T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD} = 3.3\text{V} \pm 0.3\text{V}$)

Symbol	Parameter/Condition	PC-100	Unit
I _{CC1}	Operation Current: Burst length = 4, CL = 3, t _{RC} > = t _{RC} (min), t _{CK} > = t _{CK} (min), IO = 0 mA, 2 Bank Interleave Operation	600	mA
I _{CC2P}	Precharged Standby Current in Power Down Mode: CKE< = V _{IL} (max), t _{CK} > = t _{CK} (min)	10	mA
I _{CC2N}	Precharged Standby Current in Non-Power Down Mode: CKE> = V _{IH} (min), t _{CK} > = t _{CK} (min), Input changed once in 3 cycles.	100	mA
I _{CC3N}	Active Standby Current in Non-Power Down Mode: CKE> = V _{IH} (min), t _{CK} > = t _{CK} (min), Input changed one time	160	mA
I _{CC3P}	Active Standby Current in Power Down Mode: CKE< = V _{IL} (max), t _{CK} > = t _{CK} (min)	20	mA
I _{CC4}	Burst Operating Current: Burst length = Full Page, t _{RC} = Infinite, CL = 3, t _{CK} > = t _{CK} (min), IO = 0 mA 2 Banks Activated	520	mA
I _{CC5}	Auto Refresh Current: t _{RC} >= t _{RC} (min)	720	mA
I _{CC6}	Self Refresh Current: CKE = <0.2 V	Standard	10
		L-Version	3200

1. Currents given are valid for a single device. .

2. These parameters depend on the cycle rate and are measured with the cycle determined by the minimum value of t_{CK} and t_{RC}.
Input signals are changed up to three times during t_{RC}(min).

3. The specified values are obtained with the output open.

4. Input signals are changed once during t_{CK}(min).

5. Input signals are changed once during three clock cycles.

6. Active Standby Current will be higher if Clock Suspend is entered during a burst read cycle (add 1mA per DQ).

7. Input signals are stable.

10. AC Timing Specifications

($T_A = 0\text{ }^{\circ}\text{C} \sim 70\text{ }^{\circ}\text{C}$; $V_{DDQ} = V_{DD}$, See AC Characteristics)

Symbol	Parameter	PC-100		Unit
		Min.	Max.	
Clock and Clock Enable				
tAc	DQ output access time from CK/CK#	-	6	ns
tCH	CK high-level width	2.5	-	ns
tCL	CK low-level width	2.5	-	ns
fCK	System frequency	-	100	MHz
tCK	Clock Cycle Time	10	-	ns
tT	Transition time (rise and fall)	0.3	1.2	ns
Command Parameters				
tRCD	/RAS to /CAS delay	20	-	ns
tRC	Cycle Time	70	-	ns
tRAS	Active command Period	50	100K	ns
tRP	Precharge Time	20	-	ns
tRRD	Bank to Bank delay time	20	-	ns
tCCD	/CAS to /CAS delay time (same bank)	1	-	CLK
Refresh Cycle				
tSREX	Self Refresh Exit Time	1	-	CLK
tREF	Refresh Period (8192 cycles)	-	64	ms

Symbol	Parameter	PC-100		Unit
		Min.	Max.	
Read Cycle				
tOH	Data Out Hold Time	2.5	-	ns
tLZ	Data Out to Low Impedance Time	1	-	ns
tHZ	Data Out to High Impedance Time	-	6	ns
tdQZ	DQM Data Out Disable Latency	-	2	CLK
Write Cycle				
tdAL	Data In to Active/refresh	2*CLK+ tRP	-	ns
tWR	Write Recovery Time	2	-	CLK

11. SPD Serial Presence Detect – (256MB)


16Mx64 2 RANKs UNBUFFERED SDRAM DIMM based on 16Mx16, 4Banks, 8K Refresh, 3.3V SDRAMs with SPD

Byte	Description	Serial PD Data Entry (Hexadecimal)	Note
0	Number of Serial PD Bytes Written during Production	80	
1	Total Number of Bytes in Serial PD device	08	
2	Fundamental Memory Type	04	
3	Number of Row Addresses on Assembly	0D	
4	Number of Column Addresses on Assembly	09	
5	Number of DIMM Bank, Package, and Height	01	
6	Data Width of this Assembly	40	
7	Reserved	00	
8	Voltage Interface Level of this Assembly	01	
9	DDR2 SDRAM Cycle Time at CL=5 (ns)	A0	
10	DDR2 SDRAM Access Time from Clock at CL=5 (ns)	60	
11	DIMM Configuration Type	00	
12	Refresh Rate/Type	82	
13	Primary DDR2 SDRAM Width	10	
14	Error Checking DDR2 SDRAM Device Width	00	
15	Minimum Clock Delay from Back to Back Random Column Address	01	
16	Burst Length Supported	8F	
17	Number of Device Banks	04	
18	/CAS Latencies Supported	06	
19	/CS Latencies	01	
20	/WE Latencies	01	
21	SDRAM Module Attributes:	00	

Byte	Description	Serial PD Data Entry (Hexadecimal)	Note
22	SDRAM Device Attributes: General	0E	
23	Minimum Clock Cycle at CL=2	A0	
24	Maximum Data Access Time (t_{ac}) from Clock at CL=2	60	
25	Minimum Clock Cycle Time at CL=1	00	
26	Maximum Data Access Time (t_{ac}) from Clock at CL=1	00	
27	Minimum Row Precharge Time (t_{RP})	14	
28	Minimum Row Active to Row Active delay (t_{RRD})	14	
29	Minimum RAS to CAS delay (t_{RCD})	14	
30	Minimum RAS Pulse Width (t_{RAS})	32	
31	Module Bank Density	20	
32	SDRAM Input Setup Time	20	
33	SDRAM Input Hold Time	10	
34	Data Input Setup Time Before Clock (t_{DS})	20	
35	Data Input Hold Time After Clock (t_{DH}) (ns)	10	
36-48	Superset Information (May be used in Future)	00	
49	Reserve	00	
50-61	Reserve	00	
62	SPD Revision	12	
63	Checksum for Bytes 0 - 62	20	
64-71	Manufacture's JEDEC ID Code	7F 7F 7F 7F 7F 7F F1 FF	
72	Module Manufacturing Location	02	
73-91	Module Part number	69 2D 44 49 4D 4D 4D FF FF FF FF FF FF FF FF FF FF FF FF 00	
92-255	Reserved	-	

12. PACKAGE DIMENSION

- (256M, 2 Ranks, 16Mx16 DDR SDRAMs)



Note: Device position is only for reference.

13. RoHS Declaration

innodisk

Page 1/1

Declaration of Conformity

We, InnoDisk Co., Ltd, here declare the product M0UB-56PA1CA2/-(X) complies with the requirement of RoHS directives 2006/12/EC

Innodisk ensures the above product meets RoHS requirements of six restricted substances. This declaration is based on vendor supplied analysis/MSDS, material certifications, and/ or 3rd party test reports of the component/ raw materials used in the manufacture of products.

Name of hazardous substance	Limited of RoHS ppm (mg/kg)
Cd	< 100 ppm
Pb	< 1000 ppm
Hg	< 1000 ppm
Chromium VI (Cr+6)	< 1000 ppm
Polybromodiphenyl ether (PBDE)	< 1000 ppm
Polybrominated Biphenyls (PBB)	< 1000 ppm

Date issued: 2013/07/23

Manufacturer: : InnoDisk Co., Ltd.
 Address : 9F, No. 100, Sec.1 Xintai 5th Rd.,
Xizhi City, Taipei 221, Taiwan

Authorized Signature :

QA Dept. Director – *Ryan Tsai*

2008©InnoDisk Corp. All rights reserved

InnoDisk Corp. reserves the right to change the Products and Specification without notices.

Revision Log

Rev	Date	Modification
0.1	21 st October 2013	Preliminary Edition
1.0	21 st October 2013	Official Release.